View CY28316_926507.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

16
CY28316
FTG for VIA PL133T and PLE133T
Features
* Single-chip system frequency synthesizer for VIA PL133T and PLE133T chipsets * Programmable clock output frequency with less than 1 MHz increment * Integrated fail-safe Watchdog Timer for system recovery * Automatically switches to HW-selected or SWprogrammed clock frequency when Watchdog Timer time-out occurs * Capable of generating system RESET after a Watchdog Timer time-out occurs or a change in output frequency via SMBus interface * Support SMBus byte Read/Write and block Read/Write operations to simplify system BIOS development * Vendor ID and Revision ID support * Programmable drive strength for SDRAM and PCI output clocks * Programmable output skew for CPU, PCI, and SDRAM * Maximized EMI Suppression using Cypress's Spread Spectrum technology * Available in 48-pin SSOP
Key Specifications
CPU to CPU Output Skew:..........................................175 ps PCI to PCI Output Skew:.............................................500 ps
Block Diagram
VDD_REF REF0 X1 X2 XTAL OSC REF1/FS2*
Pin Configuration
VDD_REF GND_REF X1 X2 VDD_PCI *FS4/PCI0 *FS3/PCI1 GND_PCI PCI2 PCI3 PCI4 PCI5 PCI6 VDD_PCI SDRAMIN GND_SDRAM SDRAM11 SDRAM10 VDD_SDRAM SDRAM9 SDRAM8 GND_SDRAM SDATA SMBus SCLK 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24
[1]
PLL Ref Freq
VTTPWRGD#
PLL 1
/2,3,4
CPU0:1
VDD_PCI PCI0/FS4* PCI1/FS3* PCI2:6
SDATA SCLK
SMBus Logic
Reset Logic
PLL2
/2
RST# VDD_48MHz 48MHz/FS0*
{
48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 27 26 25
VTT_PWRGD# REF0 REF1/FS2* GND_CPU CPU0 CPU1 VDD_CPU RST# SDRAM_12 GND_SDRAM SDRAM0 SDRAM1 VDD_SDRAM SDRAM2 SDRAM3 GND_SDRAM SDRAM4 SDRAM5 VDD_SDRAM SDRAM6 SDRAM7 VDD_48MHz 48MHz/FS0* 24_48MHz/FS1*
CY28316
SDRAMIN
13
24_48MHz/FS1* VDD_SDRAM SDRAM0:12
Note: 1. Signals marked with `*' have internal pull-up resistors.
Cypress Semiconductor Corporation Document #: 38-07125 Rev. **
*
3901 North First Street
*
San Jose
*
CA 95134 * 408-943-2600 Revised November 9, 2001
CY28316
Pin Definitions
Pin Name CPU0:1 PCI2:6 PCI1/FS3 Pin No. 44, 43 9, 10, 11, 12, 13 7 Pin Type O O I/O Pin Description CPU Clock Output 0 through 1: CPU clocks for processor and chipset. PCI Clock Outputs 2 through 6: 3.3V 33-MHz PCI clock outputs. Frequency is set by FS0:4 inputs or through serial data interface. Fixed PCI Clock Output/Frequency Select 3: 3.3V PCI clock outputs. As an output, frequency is set by FS0:4 inputs or through the serial data interface. This pin also serves as a power-on strap option to determine the device operating frequency, as described in Table 5. Fixed PCI Clock Output/Frequency Select 4: 3.3V PCI clock outputs. This pin also serves as a power-on strap option to determine the device operating frequency, as described in Table 5. Reset# Output: Open drain system reset output.
PCI0/FS4
6
I/O
RST#
41
O (opendrain) I/O
48MHz/FS0
26
48-MHz Output/Frequency Select 0: 3.3V 48-MHz non-spread spectrum output. This pin also serves as a power-on strap option to determine the device operating frequency as described in Table 5. 24_48MHz Output/Frequency Select 1: 3.3V 24- or 48-MHz non-spread spectrum output. This pin also serves as a power-on strap option to determine the device operating frequency, as described in Table 5. Reference Clock Output 1/Frequency Select 2: 3.3V 14.318-MHz output clock. This pin also serves as a power-on strap option to determine the device operating frequency as described in Table 5. Reference Clock Output 0: 3.3V 14.318-MHz output clock. SDRAM Buffer Input Pin: Reference input for SDRAM buffer. SDRAM Outputs: These thirteen dedicated outputs provide copies of the signal provided at the SDRAMIN input.
24_48MHz/ FS1 REF1/FS2
25
I/O
46
I/O
REF0 SDRAMIN SDRAM0:12
47 15 38, 37, 35, 34, 32, 31, 29, 28, 21, 20, 18, 17, 40 24 23 3
O I O
SCLK SDATA X1
I I/O I
Clock pin for SMBus circuitry. Data pin for SMBus circuitry. Crystal Connection or External Reference Frequency Input: This pin has dual functions. It can be used as an external 14.318-MHz crystal connection or as an external reference frequency input. Crystal Connection: An output connection for an external 14.318-MHz crystal. If using an external reference, this pin must be left unconnected. VTT_PWRGD#: 3.3V LVTTL compatible input that controls the FS0:4 to be latched and enables all outputs. CY28316 will sample the FS0:4 inputs and enable all clock outputs after all VDD become valid and VTT_PWRGD# is held LOW. Power Connection: Power supply for core logic, PLL circuitry, SDRAM outputs, PCI outputs, reference outputs, 48-MHz output, and 24_48-MHz output. Connect to 3.3V supply. Power Connection: Power supply for CPU outputs. Connect to 2.5V supply. Ground Connections: Connect all ground pins to the common system ground plane.
X2 VTT_PWRGD#
4 48
O I
VDD_REF, VDD_PCI, VDD_SDRAM, VDD_48MHz VDD_CPU GND_REF, GND_PCI, GND_SDRAM, VDD_48MHz, VDD_CPU
1, 5, 14, 19, 27, 30, 36
P
42 2, 8, 16, 22, 33, 39, 45
P G
Document #: 38-07125 Rev. **
Page 2 of 20
CY28316
Serial Data Interface The CY28316 features a two-pin, serial data interface that can be used to configure internal register settings that control particular device functions. Data Protocol The clock driver serial protocol supports byte/word Write, byte/word Read, block Write and block Read operations from Table 1. Command Code Definition Bit 7 6:0 Descriptions 0 = Block read or block write operation 1 = Byte/Word read or byte/word write operation Byte offset for byte/word read or write operation. For block read or write operations, these bits need to be set at `0000000'. the controller. For block Write/Read operation, the bytes must be accessed in sequential order from lowest to highest byte, with the ability to stop after any complete byte has been transferred. For byte/word Write and byte Read operations, the system controller can access individual indexed bytes. The offset of the indexed byte is encoded in the command code. The definition for the command code is defined in Table 1.
Table 2. Block Read and Block Write Protocol Block Write Protocol Bit 1 2:8 9 10 11:18 19 20:27 28 29:36 37 38:45 46 ... ... ... ... Start Slave address - 7 bits Write Acknowledge from slave Command Code - 8 bits `00000000' stands for block operation Acknowledge from slave Byte Count - 8 bits Acknowledge from slave Data byte 0 - 8 bits Acknowledge from slave Data byte 1 - 8 bits Acknowledge from slave Data Byte N/Slave Acknowledge... Data Byte N - 8 bits Acknowledge from slave Stop Description Bit 1 2:8 9 10 11:18 19 20 21:27 28 29 30:37 38 39:46 47 48:55 56 ... ... ... ... Start Slave address - 7 bits Write Acknowledge from slave Command Code - 8 bits `00000000' stands for block operation Acknowledge from slave Repeat start Slave address - 7 bits Read Acknowledge from slave Byte count from slave - 8 bits Acknowledge Data byte from slave - 8 bits Acknowledge Data byte from slave - 8 bits Acknowledge Data bytes from slave/Acknowledge Data byte N from slave - 8 bits Not acknowledge Stop Block Read Protocol Description
Document #: 38-07125 Rev. **
Page 3 of 20
CY28316
Table 3. Word Read and Word Write Protocol Word Write Protocol Bit 1 2:8 9 10 11:18 Start Slave address - 7 bits Write Acknowledge from slave Command Code - 8 bits `1xxxxxxx' stands for byte or word operation bit[6:0] of the command code represents the offset of the byte to be accessed Acknowledge from slave Data byte low - 8 bits Acknowledge from slave Data byte high - 8 bits Acknowledge from slave Stop Description Bit 1 2:8 9 10 11:18 Start Slave address - 7 bits Write Acknowledge from slave Command Code - 8 bits `1xxxxxxx' stands for byte or word operation bit[6:0] of the command code represents the offset of the byte to be accessed Acknowledge from slave Repeat start Slave address - 7 bits Read Acknowledge from slave Data byte low from slave - 8 bits Acknowledge Data byte high from slave - 8 bits Not acknowledge Stop Word Read Protocol Description
19 20:27 28 29:36 37 38
19 20 21:27 28 29 30:37 38 39:46 47 48
Table 4. Byte Read and Byte Write Protocol Byte Write Protocol Bit 1 2:8 9 10 11:18 Start Slave address - 7 bits Write Acknowledge from slave Command Code - 8 bits `1xxxxxxx' stands for byte operation bit[6:0] of the command code represents the offset of the byte to be accessed Acknowledge from slave Data byte - 8 bits Acknowledge from slave Stop Description Bit 1 2:8 9 10 11:18 Start Slave address - 7 bits Write Acknowledge from slave Command Code - 8 bits `1xxxxxxx' stands for byte operation bit[6:0] of the command code represents the offset of the byte to be accessed Acknowledge from slave Repeat start Slave address - 7 bits Read Acknowledge from slave Data byte from slave - 8 bits Not acknowledge Stop Byte Read Protocol Description
19 20:27 28 29
19 20 21:27 28 29 30:37 38 39
Document #: 38-07125 Rev. **
Page 4 of 20
CY28316
CY28316 Serial Configuration Map
1. The serial bits will be read by the clock driver in the following order: Byte 0 - Bits 7, 6, 5, 4, 3, 2, 1, 0 Byte 1 - Bits 7, 6, 5, 4, 3, 2, 1, 0 Byte N - Bits 7, 6, 5, 4, 3, 2, 1, 0 2. All unused register bits (reserved and N/A) should be written to a "0" level. 3. All register bits labeled "Write with 1" must be written to "1" during initialization.
Byte 0: Control Register 0 Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Pin# - - - - - - - - SEL2 SEL1 SEL0 FS_Override SEL4 SEL3 Spread Select0 Name Spread Select1 Default 0 0 0 0 0 0 0 0 See Table 5 See Table 5 See Table 5 0 = Select operating frequency by FS[4:0] input pins 1 = Select operating frequency by SEL[4:0] settings See Table 5 See Table 5 `00' = OFF `01' = - 0.5% `10' = 0.5% `11' = 0.25% Byte 1: Control Register 1 Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Byte 2: Control Register 2 Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Pin# 40 6 13 12 11 10 9 7 PCI0 PCI6 PCI5 PCI4 PCI3 PCI2 PCI1 Name SDRAM12 Default 1 1 1 1 1 1 1 1 (Active/Inactive) (Active/Inactive) (Active/Inactive) (Active/Inactive) (Active/Inactive) (Active/Inactive) (Active/Inactive) (Active/Inactive) Description Pin# 6 7 46 25 26 44 43 - Name Latched FS4 input Latched FS3 input Latched FS2 input Latched FS1 input Latched FS0 input CPU0 CPU1 Vendor Test Mode Default X X X X X 1 1 0 (Active/Inactive) (Active/Inactive) Write with `0' Description Latched FS[4:0] inputs. These bits are read-only. Description See definition in Bit[0]
Document #: 38-07125 Rev. **
Page 5 of 20
CY28316
Byte 3: Control Register 3 Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Byte 4: Control Register 4 Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Pin# - - - - - - - - Name Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Default 0 0 0 0 0 0 0 0 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Reserved Description Pin# 21, 20, 18, 17 - 26 25 29, 28 32, 31 35, 34 38, 37 Name SDRAM8:11 SEL_48MHz 48MHz 24_48MHz SDRAM6:7 SDRAM4:5 SDRAM2:3 SDRAM0:1 Default 1 0 1 1 1 1 1 1 (Active/Inactive) 0 = 24 MHz 1 = 48 MHz (Active/Inactive) (Active/Inactive) (Active/Inactive) (Active/Inactive) (Active/Inactive) (Active/Inactive) Description
Byte 5: Control Register 5 Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Pin# - - - - - - 46 47 Name Reserved Reserved Reserved Reserved Reserved Reserved REF1 REF0 Default 0 0 0 0 0 0 1 1 Reserved Reserved Reserved Reserved Reserved Reserved (Active/Inactive) (Active/Inactive) Description
Byte 6: Watchdog Timer Register Bit Bit 7 Bit 6 Name PCI_Skew1 PCI_Skew0 Default 0 0 PCI skew control 00 = Normal 01 = -500 ps 10 = Reserved 11 = +500 ps Pin Description
Document #: 38-07125 Rev. **
Page 6 of 20
CY28316
Byte 6: Watchdog Timer Register (continued) Bit Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name WD_TIMER4 WD_TIMER3 WD_TIMER2 WD_TIMER1 WD_TIMER0 WD_PRE_ SCALER Default 1 1 1 1 1 0 Pin Description These bits store the time-out value of the Watchdog Timer. The scale of the timer is determined by the prescaler. The timer can support a value of 150 ms to 4.8 sec when the prescaler is set to 150 ms. If the prescaler is set to 2.5 sec, it can support a value from 2.5 sec to 80 sec. When the Watchdog Timer reaches "0," it will set the WD_TO_STATUS bit and generate Reset if RST_EN_WD is enabled. 0 = 150 ms 1 = 2.5 sec
Byte 7: Control Register 7 Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Pin# - 25 26 - - - - - Name Reserved 24_48MHz_DRV 48MHz_DRV Reserved Reserved Reserved Reserved Reserved Default 0 1 1 0 0 0 0 0 Reserved 0 = Norm, 1 = High Drive 0 = Norm, 1 = High Drive Reserved Reserved Reserved Reserved Reserved Pin Description
Byte 8: Vendor ID and Revision ID Register (Read Only) Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name Revision_ID3 Revision_ID2 Revision_ID1 Revision_ID0 Vendor_ID3 Vendor_ID2 Vendor _ID1 Vendor _ID0 Default 0 0 0 0 1 0 0 0 Revision ID bit[3] Revision ID bit[2] Revision ID bit[1] Revision ID bit[0] Bit[3] of Cypress Semiconductor's Vendor ID. This bit is read-only. Bit[2] of Cypress Semiconductor's Vendor ID. This bit is read-only. Bit[1] of Cypress Semiconductor's Vendor ID. This bit is read-only. Bit[0] of Cypress Semiconductor's Vendor ID. This bit is read-only. Pin Description
Byte 9: System RESET and Watchdog Timer Register Bit Bit 7 Name SDRAM_DRV Default 0 Pin Description SDRAM clock output drive strength 0 = Normal 1 = High Drive PCI clock output drive strength 0 = Normal 1 = High Drive Reserved
Bit 6
PCI_DRV
0
Bit 5
Reserved
0
Document #: 38-07125 Rev. **
Page 7 of 20
CY28316
Byte 9: System RESET and Watchdog Timer Register (continued) Bit Bit 4 Name RST_EN_WD Default 0 Pin Description This bit will enable the generation of a Reset pulse when a Watchdog Timer timeout occurs. 0 = Disabled 1 = Enabled This bit will enable the generation of a Reset pulse after a frequency change occurs. 0 = Disabled 1 = Enabled Watchdog Timer Time-out Status bit 0 = No time-out occurs (Read); Ignore (Write) 1 = Time-out occurred (Read); Clear WD_TO_STATUS (Write) 0 = Stop and reload Watchdog Timer. Unlock CY28316 from recovery frequency mode. 1 = Enable Watchdog Timer. It will start counting down after a frequency change occurs. Note: CY28316 will generate a system Reset, reload a recovery frequency, and lock itself into a recovery frequency mode after a Watchdog Timer time-out occurs. Under recovery frequency mode, CY28316 will not respond to any attempt to change output frequency via the SMBus control bytes. System software can unlock CY28316 from its recovery frequency mode by clearing the WD_EN bit. CPU0:1 clock output drive strength 0 = Normal 1 = High Drive
Bit 3
RST_EN_FC
0
Bit 2
WD_TO_STATUS
0
Bit 1
WD_EN
0
Bit 0
CPU0:1_DRV
0
Byte 10: Skew Control Register Bit Bit 7 Bit 6 Bit 5 Name CPU0:1_Skew2 CPU0:1_Skew1 CPU0:1_Skew0 Default 0 0 0 CPU0:1 output skew control. 000 = Normal 001 = -150 ps 010 = -300 ps 011 = -450 ps 100 = +150 ps 101 = +300 ps 110 = +450 ps 111 = +600 ps Reserved Reserved Reserved Reserved Reserved Description
Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
Reserved Reserved Reserved Reserved Reserved
0 0 0 0 0
Document #: 38-07125 Rev. **
Page 8 of 20
CY28316
Byte 11: Recovery Frequency N-Value Register Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name ROCV_FREQ_N7 ROCV_FREQ_N6 ROCV_FREQ_N5 ROCV_FREQ_N4 ROCV_FREQ_N3 ROCV_FREQ_N2 ROCV_FREQ_N1 ROCV_FREQ_N0 Default 0 0 0 0 0 0 0 0 Pin Description If ROCV_FREQ_SEL is set, CY28316 will use the values programmed in ROCV_FREQ_N[7:0] and ROCV_FREQ_M[6:0] to determine the recovery CPU output frequency.when a Watchdog Timer time-out occurs The setting of FS_Override bit determines the frequency ratio for CPU and PCI. When it is cleared, CY28316 will use the same frequency ratio stated in the Latched FS[4:0] register. When it is set, CY28316 will use the frequency ratio stated in the SEL[4:0] register. CY28316 supports programmable CPU frequencies ranging from 50 MHz to 248 MHz. CY28316 will change the output frequency whenever there is an update to either ROCV_FREQ_N[7:0] or ROCV_FREQ_M[6:0]. Therefore it is recommended to use word or block Write to update both registers within the same SMBus bus operation.
Byte 12: Recovery Frequency M-Value Register Bit Bit 7 Name ROCV_FREQ_SEL Default 0 Pin Description ROCV_FREQ_SEL determines the source of the recover frequency when a Watchdog Timer time-out occurs. The clock generator will automatically switch to the recovery CPU frequency based on the selection on ROCV_FREQ_SEL. 0 = From latched FS[4:0] 1 = From the settings of ROCV_FREQ_N[7:0] and ROCV_FREQ_M[6:0] If ROCV_FREQ_SEL is set, CY28316 will use the values programmed in ROCV_FREQ_N[7:0] and ROCV_FREQ_M[6:0] to determine the recovery CPU output frequency when a Watchdog Timer time-out occurs. The setting of the FS_Override bit determines the frequency ratio for CPU, SDRAM, and PCI. When it is cleared, CY28316 will use the same frequency ratio stated in the Latched FS[4:0] register. When it is set, CY28316 will use the frequency ratio stated in the SEL[4:0] register. CY28316 supports programmable CPU frequencies ranging from 50 MHz to 248 MHz. CY28316 will change the output frequency whenever there is an update to either ROCV_FREQ_N[7:0] or ROCV_FREQ_M[6:0]. Therefore, it is recommended to use word or block Write to update both registers within the same SMBus bus operation.
Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
ROCV_FREQ_M6 ROCV_FREQ_M5 ROCV_FREQ_M4 ROCV_FREQ_M3 ROCV_FREQ_M2 ROCV_FREQ_M1 ROCV_FREQ_M0
0 0 0 0 0 0 0
Byte 13: Programmable Frequency Select N-Value Register Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Name CPU_FSEL_N7 CPU_FSEL_N6 CPU_FSEL_N5 CPU_FSEL_N4 CPU_FSEL_N3 CPU_FSEL_N2 CPU_FSEL_N1 CPU_FSEL_N0 Default 0 0 0 0 0 0 0 0 Pin Description If Prog_Freq_EN is set, CY28316 will use the values programmed in CPU_FSEL_N[7:0] and CPU_FSEL_M[6:0] to determine the CPU output frequency. The new frequency will start to load whenever CPU_FSELM[6:0] is updated. The setting of the FS_Override bit determines the frequency ratio for CPU, SDRAM, and PCI. When it is cleared, CY28316 will use the same frequency ratio stated in the Latched FS[4:0] register. When it is set, CY28316 will use the frequency ratio stated in the SEL[4:0] register. CY28316 supports programmable CPU frequencies ranging from 50 MHz to 248 MHz.
Document #: 38-07125 Rev. **
Page 9 of 20
CY28316
Byte 14: Programmable Frequency Select M-Value Register Bit Bit 7 Name Pro_Freq_EN Default 0 Description Programmable output frequencies enabled 0 = Disabled 1 = Enabled If Prog_Freq_EN is set, CY28316 will use the values programmed in CPU_FSEL_N[7:0] and CPU_FSEL_M[6:0] to determine the CPU output frequency. The new frequency will start to load whenever CPU_FSELM[6:0] is updated. The setting of the FS_Override bit determines the frequency ratio for CPU, SDRAM, and PCI. When it is cleared, CY28316 will use the same frequency ratio stated in the Latched FS[4:0] register. When it is set, CY28316 will use the frequency ratio stated in the SEL[4:0] register. CY28316 supports programmable CPU frequencies ranging from 50 MHz to 248 MHz.
Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0
CPU_FSEL_M6 CPU_FSEL_M5 CPU_FSEL_M4 CPU_FSEL_M3 CPU_FSEL_M2 CPU_FSEL_M1 CPU_FSEL_M0
0 0 0 0 0 0 0
Byte 15: Reserved Register Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0 Byte 16: Reserved Register Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Byte 17: Reserved Register Bit Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Pin# - - - - - - Name Reserved Reserved Reserved Reserved Reserved Reserved Reserved Default 0 0 0 0 0 0 0 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Description Pin# - - - - - - - Name Reserved Reserved Reserved Reserved Reserved Reserved Reserved Default 0 0 0 0 0 0 0 Reserved Reserved Reserved Reserved Reserved Reserved Reserved Description Pin# - - - - - - - - Name Reserved Reserved Reserved Reserved Reserved Vendor test mode Vendor test mode Vendor test mode Default 0 0 0 0 0 0 1 1 Reserved Reserved Reserved Reserved Reserved Reserved. Write with `0' Test mode. Write with `1' Test mode. Write with `1' Description
Document #: 38-07125 Rev. **
Page 10 of 20
CY28316
Table 5. Additional Frequency Selections through Serial Data Interface Data Bytes Input Conditions FS4 SEL4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 FS3 SEL3 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 FS2 SEL2 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 0 0 0 0 1 1 1 1 FS1 SEL1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 0 0 1 1 FS0 SEL0 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 0 1 CPU 200.0 190.0 180.0 170.0 166.0 160.0 150.0 145.0 140.0 136.0 130.0 124.0 67.2 100.8 118.0 134.4 67.0 100.5 115.0 134.0 66.8 100.2 110.0 133.6 105.0 90.0 85.0 78.0 66.6 100.0 75.0 133.3 PCI 33.3 38.0 36.0 34.0 33.2 32.0 37.5 36.3 35.0 34.0 32.5 31.0 33.6 33.6 39.3 33.6 33.5 33.5 38.3 33.5 33.4 33.4 36.7 33.4 35.0 30.0 28.3 39.0 33.3 33.3 37.5 33.3 Output Frequency PLL Gear Constant (G) 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741 48.000741
Document #: 38-07125 Rev. **
Page 11 of 20
CY28316
Programmable Output Frequency, Watchdog Timer, and Recovery Output Frequency Functional Description
The Programmable Output Frequency feature allows users to generate any CPU output frequency in the range of 50 MHz to 248 MHz. Cypress offers the most dynamic and the simplest programming interface for system developers to utilize this feature in their platforms. Table 6. Register Summary. Name Pro_Freq_EN Description Programmable output frequencies enabled 0 = Disabled (default) 1 = Enabled When it is disabled, the operating output frequency will be determined by either the latched value of FS[4:0] inputs or the programmed value of SEL[4:0]. If FS_Override bit is clear, latched FS[4:0] inputs will be used. If the FS_Override bit is set, the programmed value of SEL[4:0] will be used. When it is enabled, the CPU output frequency will be determined by the programmed value of CPUFSEL_N, CPUFSEL_M, and the PLL Gear Constant. The program value of FS_Override, SEL[4:0] or the latched value of FS[4:0] will determine the PLL Gear Constant and the frequency ratio between CPU and other frequency outputs When Pro_Freq_EN is cleared or disabled, 0 = Select operating frequency by FS input pins (default) 1 = Select operating frequency by SEL bits in SMBus control bytes When Pro_Freq_EN is set or enabled, 0 = Frequency output ratio between CPU and other frequency groups and the PLL Gear Constant are based on the latched value of FS input pins (default) 1 = Frequency output ratio between CPU and other frequency groups and the PLL Gear Constant are based on the programmed value of SEL bits in SMBus control bytes When Prog_Freq_EN is set or enabled, the values programmed in CPU_FSEL_N[7:0] and CPU_FSEL_M[6:0] determine the CPU output frequency. The new frequency will start to load whenever there is an update to either CPU_FSEL_N[7:0] or CPU_FSEL_M[6:0]. Therefore, it is recommended to use word or block Write to update both registers within the same SMBus bus operation. The setting of the FS_Override bit determines the frequency ratio for CPU and PCI. When FS_Override is cleared or disabled, the frequency ratio follows the latched value of the FS input pins. When FS_Override is set or enabled, the frequency ratio follows the programmed value of SEL bits in SMBus control bytes. ROCV_FREQ_SEL determines the source of the recover frequency when a Watchdog Timer time-out occurs. The clock generator will automatically switch to the recovery CPU frequency based on the selection on ROCV_FREQ_SEL. 0 = From latched FS[4:0] 1 = From the settings of ROCV_FREQ_N[7:0] and ROCV_FREQ_M[6:0] When ROCV_FREQ_SEL is set, the values programmed in ROCV_FREQ_N[7:0] and ROCV_FREQ_M[6:0] will be used to determine the recovery CPU output frequency when a Watchdog Timer time-out occurs The setting of the FS_Override bit determines the frequency ratio for CPU and SDRAM. When it is cleared, the same frequency ratio stated in the Latched FS[4:0] register will be used. When it is set, the frequency ratio stated in the SEL[4:0] register will be used. The new frequency will start to load whenever there is an update to either ROCV_FREQ_N[7:0] and ROCV_FREQ_M[6:0]. Therefore, it is recommended to use word or block Write to update both registers within the same SMBus bus operation. 0 = Stop and reload Watchdog Timer. Unlock CY28316 from recovery frequency mode. 1 = Enable Watchdog Timer. It will start counting down after a frequency change occurs. Note: CY28316 will generate system reset, reload a recovery frequency, and lock itself into a recovery frequency mode after a Watchdog Timer time-out occurs. Under recovery frequency mode, CY28316 will not respond to any attempt to change output frequency via the SMBus control bytes. System software can unlock CY28316 from its recovery frequency mode by clearing the WD_EN bit. Page 12 of 20 The Watchdog Timer and Recovery Output Frequency features allow users to implement a recovery mechanism when the system hangs or gets unstable. System BIOS or other control software can enable the Watchdog Timer before it attempts to make a frequency change. If the system hangs and a Watchdog Timer time-out occurs, a system reset will be generated and a recovery frequency will be activated. All the related registers are summarized in Table 6.
FS_Override
CPU_FSEL_N, CPU_FSEL_M
ROCV_FREQ_SEL
ROCV_FREQ_N[7:0], ROCV_FREQ_M[6:0]
WD_EN
Document #: 38-07125 Rev. **
CY28316
Table 6. Register Summary. Name WD_TO_STATUS Description Watchdog Timer Time-out Status bit 0 = No time-out occurs (Read); Ignore (Write) 1 = Time-out occurred (Read); Clear WD_TO_STATUS (Write) These bits store the time-out value of the Watchdog Timer. The scale of the timer is determine by the prescaler. The timer can support a value of 150 ms to 4.8 sec when the prescaler is set to 150 ms. If the prescaler is set to 2.5 sec, it can support a value from 2.5 sec to 80 sec. When the Watchdog Timer reaches "0," it will set the WD_TO_STATUS bit. 0 = 150 ms 1 = 2.5 sec This bit will enable the generation of a Reset pulse when a watchdog timer time-out occurs. 0 = Disabled 1 = Enabled This bit will enable the generation of a Reset pulse after a frequency change occurs. 0 = Disabled 1 = Enabled "G" stands for the PLL Gear Constant, which is determined by the programmed value of FS[4:0] or SEL[4:0]. The value is listed in Table 3. The ratio of (N+3) and (M+3) needs to be greater than "1" [(N+3)/(M+3) > 1]. Table 7 lists set of N and M values for different frequency output ranges. This example uses a fixed value for the M-Value Register and selects the CPU output frequency by changing the value of the N-Value Register.
WD_TIMER[4:0]
WD_PRE_SCALER RST_EN_WD
RST_EN_FC
How to Program CPU Output Frequency? When the programmable output frequency feature is enabled (Pro_Freq_EN bit is set), the CPU output frequency is determined by the following equation: Fcpu = G * (N+3)/(M+3) "N" and "M" are the values programmed in Programmable Frequency Select N-Value Register and M-Value Register, respectively.
Table 7. Examples of N and M Value for Different CPU Frequency Range Fixed Value for M-Value Register 93 45 Range of N-Value Register for Different CPU Frequency 97-255 127-245
Frequency Ranges 50 MHz - 129 MHz 130 MHz - 248 MHz
Gear Constants 48.00741 48.00741
Document #: 38-07125 Rev. **
Page 13 of 20
CY28316
Absolute Maximum Ratings
Stresses greater than those listed in this table may cause permanent damage to the device. These represent a stress rating only. Operation of the device at these or any other conditions Parameter VDD, VIN TSTG TB TA ESDPROT Description Voltage on any pin with respect to GND Storage Temperature Ambient Temperature under Bias Operating Temperature Input ESD Protection above those specified in the operating sections of this specification is not implied. Maximum conditions for extended periods may affect reliability. Rating -0.5 to +7.0 -65 to +150 -55 to +125 0 to +70 2 (min.) Unit V C C C kV
DC Electrical Characteristics: TA = 0C to +70C, VDDQ3 = 3.3V 5%[2]
Parameter Supply Current IDD IDD Logic Inputs VIL VIH IIL IIH VOL VOH IOL Input Low Voltage Input High Voltage Input Low Current[3] Input High Current[3] Output Low Voltage Output High Voltage Output Low Current PCI REF 48 MHz 24 MHz SDRAM IOH Output High Current PCI REF 48 MHz 24 MHz SDRAM IOL = 1 mA IOH = -1 mA VOL = 1.5V VOL = 1.5V VOL = 1.5V VOL = 1.5V VOL = 1.5V VOH = 1.5V VOH = 1.5V VOH = 1.5V VOH = 1.5V VOH = 1.5V 3.1 70 50 50 50 70 70 50 50 50 70 110 70 70 70 110 110 70 70 70 110 135 100 100 100 135 135 100 100 100 135 GND - 0.3 2.0 0.8 VDD + 0.3 -25 10 50 V V A A mV V mA mA mA mA mA mA mA mA mA mA 3.3V Supply Current 2.5V Supply Current 260 25 mA mA Description Test Condition Min. Typ. Max. Unit
Clock Outputs
Notes: 2. All clock outputs loaded with 6" 60 transmission lines with 20-pF capacitors. 3. CY28316 logic inputs (except FS3) have internal pull-up devices (pull-ups not full CMOS level). Logic input FS3 has an internal pull-down device.
Document #: 38-07125 Rev. **
Page 14 of 20
CY28316
DC Electrical Characteristics: TA = 0C to +70C, VDDQ3 = 3.3V 5%[2] (continued)
Parameter Crystal Oscillator VTH CLOAD CIN,X1 CIN COUT LIN X1 Input Threshold Voltage[4] Load Capacitance, Imposed on External Crystal[5] X1 Input Capacitance[6] Input Pin Capacitance Output Pin Capacitance Input Pin Inductance Pin X2 unconnected Except X1 and X2 VDDQ3 = 3.3V 1.65 18 TBD 5 6 7 V pF pF pF pF nH Description Test Condition Min. Typ. Max. Unit
Pin Capacitance/Inductance
AC Electrical Characteristics
TA = 0C to +70C, VDDQ3 = 3.3V5%, fXTL = 14.31818 MHz AC clock parameters are tested and guaranteed over stated operating conditions using the stated lump capacitive load at the clock output; Spread Spectrum is disabled. CPU Clock Outputs (CPUT0, CPUC0, CPU_CS)[7] CPU = 100 MHz Parameter tR tF tD tJC fST Description Output Rise Edge Rate Output Fall Edge Rate Duty Cycle Jitter, Cycle to Cycle Frequency Stabilization Assumes full supply voltage reached from Power-up (cold within 1 ms from power-up. Short start) cycles exist prior to frequency stabilization. AC Output Impedance VO = VX 3 Measured at 50% point Test Condition/Comments Min. 1.0 1.0 45 Typ. Max. 4.0 4.0 55 375 3 CPU = 133 MHz Min. 1.0 1.0 45 Typ. Max. 4.0 4.0 55 375 Unit V/ns V/ns % ps ms
Zo
50
50
Notes: 4. X1 input threshold voltage (typical) is VDD/2. 5. The CY28316 contains an internal crystal load capacitor between pin X1 and ground and another between pin X2 and ground. The total load placed on the crystal is 18 pF; this includes typical stray capacitance of short PCB traces to the crystal. 6. X1 input capacitance is applicable when driving X1 with an external clock source (X2 is left unconnected). 7. Refer to Figure 1for K7 operation clock driver test circuit.
Document #: 38-07125 Rev. **
Page 15 of 20
CY28316
PCI Clock Outputs, PCI0:5 (Lump Capacitance Test Load = 20 pF) Parameter tP tH tL tR tF tD tJC tSK tO fST Description Period High Time Low Time Output Rise Edge Rate Output Fall Edge Rate Duty Cycle Jitter, Cycle-to-Cycle Output Skew CPU to PCI Clock Skew Frequency Stabilization from Power-up (cold start) AC Output Impedance Test Condition/Comments Measured on the rising edge at 1.5V Duration of clock cycle above 2.4V Duration of clock cycle below 0.4V Measured from 0.4V to 2.4V Measured from 2.4V to 0.4V Measured on the rising and falling edges at 1.5V Measured on the rising edge at 1.5V. Maximum difference of cycle time between two adjacent cycles. Measured on the rising edge at 1.5V Covers all CPU/PCI outputs. Measured on the rising edge at 1.5V. CPU leads PCI output. Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization. Average value during switching transition. Used for determining series termination value. 30 1.5 Min. 30 12 12 1 1 45 4 4 55 250 500 4 3 Typ. Max. Unit ns ns ns V/ns V/ns % ps ps ns ms
Zo
REF0:1 Clock Outputs (Lump Capacitance Test Load = 20 pF) Parameter f tR tF tD fST Description Frequency, Actual Output Rise Edge Rate Output Fall Edge Rate Duty Cycle Frequency Stabilization from Power-up (cold start) AC Output Impedance Test Condition/Comments Frequency generated by the crystal oscillator Measured from 0.4V to 2.4V Measured from 2.4V to 0.4V Measured on the rising and falling edges at 1.5V Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization. Average value during switching transition. Used for determining series termination value. 40 0.5 0.5 45 Min. Typ. 14.318 2 2 55 3 Max. Unit MHz V/ns V/ns % ms
Zo
48-MHz Clock Output (Lump Capacitance Test Load = 20 pF) Parameter f fD m/n tR tF tD fST Description Frequency, Actual Deviation from 48 MHz PLL Ratio Output Rise Edge Rate Output Fall Edge Rate Duty Cycle Frequency Stabilization from Power-up (cold start) AC Output Impedance Test Condition/Comments Determined by PLL divider ratio (see m/n below) (48.008 - 48)/48 (14.31818 MHz x 57/17 = 48.008 MHz) Measured from 0.4V to 2.4V Measured from 2.4V to 0.4V Measured on the rising and falling edges at 1.5V Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization. Average value during switching transition. Used for determining series termination value. 40 0.5 0.5 45 Min. Typ. 48.008 +167 57/17 2 2 55 3 V/ns V/ns % ms Max. Unit MHz ppm
Zo
Document #: 38-07125 Rev. **
Page 16 of 20
CY28316
24-MHz Clock Output (Lump Capacitance Test Load = 20 pF) Parameter f fD m/n tR tF tD fST Description Frequency, Actual Deviation from 24 MHz PLL Ratio Output Rise Edge Rate Output Fall Edge Rate Duty Cycle Frequency Stabilization from Power-up (cold start) AC Output Impedance Test Condition/Comments Determined by PLL divider ratio (see m/n below) (24.004 - 24)/24 (14.31818 MHz x 57/34 = 24.004 MHz) Measured from 0.4V to 2.4V Measured from 2.4V to 0.4V Measured on the rising and falling edges at 1.5V Assumes full supply voltage reached within 1 ms from power-up. Short cycles exist prior to frequency stabilization. Average value during switching transition. Used for determining series termination value. 40 0.5 0.5 45 Min. Typ. 24.004 +167 57/34 2 2 55 3 V/ns V/ns % ms Max. Unit MHz ppm
Zo
Ordering Information
Ordering Code CY28316 Package Name PVC Package Type 48-pin SSOP (300 mils) Operating Range Commercial
Document #: 38-07125 Rev. **
Page 17 of 20
CY28316
Layout Diagram
+3.3V Supply FB
VDDQ3
+2.5V Supply FB
10 F
C4
0.005 F
C3
C4
0.005 F
10 F
C3
G
G V 1 VCore 2 3G 4 5V 6 7 8G 9 10 G 11 12 13 G 14 V 15 G 16 17 18 G 19 V 20 G 21 22 G 23 24 G
G
G
G
DDQ3
G
G
G
G
48 47 46 G 45 44 G 43 V 42 G 41 G 40 G 39 38 37 V 36 G 35 34 G 33 32 G 31 V 30 G 29 G 28 V 27 G 26 25
G
G
G
FB = Dale ILB1206 - 300 (300 @ 100 MHz) or TDK ACB2012L-120 Ceramic Caps C3 = 10-22 F C4 = 0.005 F G = VIA to GND plane layer C6 = 0.01 F
Note: Each supply plane or strip should have a ferrite bead and capacitors
CY28316
G
G
G
V =VIA to respective supply plane layer
Document #: 38-07125 Rev. **
Page 18 of 20
CY28316
Package Diagram
48-Pin Small Shrink Outline Package (SSOP, 300 mils)
Summary of nominal dimensions in inches: Body Width: 0.296 Lead Pitch: 0.025 Body Length: 0.625 Body Height: 0.102
Document #: 38-07125 Rev. **
Page 19 of 20
(c) Cypress Semiconductor Corporation, 2001. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.
CY28316
Revision History
Document Title: CY28316 FTG for VIA PL133T and PLE133T Document Number: 38-07125 REV. ** ECN NO. 109866 Issue Date 11/13/01 Orig. of Change IKA Description of Change New data sheet
Document #: 38-07125 Rev. **
Page 20 of 20

▲Up To Search▲

Price & Availability of CY28316

	To Download CY28316 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .